

70534 U.S. PRO
08/886625
07/01/97

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
Patent Application

I hereby certify that this transmittal of the below described documents is being deposited with the United States Postal Service in an envelope bearing Express Mail Postage and an Express Mail label, with the below serial number, addressed to the Commissioner of Patents and Trademarks, Washington, D.C., 20231, on the below date of deposit.			
Express Mail Label No.:	EI617143234US	Name of Person Making the Deposit:	TONY CHOU
Date of Deposit:	7/1/97	Signature of the Person Making the Deposit:	<i>Tony Chou</i>

Inventor(s): Narendra V. Shenoy and Lukas Van Ginneken

Title: A METHOD FOR THE PHYSICAL PLACEMENT OF AN INTEGRATED CIRCUIT ADAPTIVE TO NETLIST CHANGES

The Commissioner of Patents and Trademarks
Washington, D.C. 20231
Sir:

Transmittal of a Patent Application
(Under 37 CFR §1.53)

Transmitted herewith is the above identified patent application, including:

- ☒ Specification, claims and abstract, totaling 20 pages.
☐ Formal drawings, totaling _____ pages.
☒ Informal drawings, totaling 4 pages.
☒ Declaration and Power of Attorney.
☐ Information Disclosure statement.
☐ Form 1449
☒ Assignment(s)
☒ Assignment Recordation Form (duplicate)

Other: _____

FEES DUE

The fees due for filing the specification pursuant to 37 C.F.R. § 1.16 and for recording of the Assignment, if any, are determined as follows:

CLAIMS					
	NO. OF CLAIMS		EXTRA CLAIMS	RATE	FEES
Basic Application Fee					\$770.00
Total Claims	17	Minus 20=	0	X \$22 =	0
Independent Claims	3	Minus 3=	0	X \$80 =	0
If multiple dependent claims are presented, add \$260.00					0
Add Assignment Recording Fee of \$40.00 If Assignment document is enclosed					\$40.00
TOTAL APPLICATION FEE DUE					\$810.00

PAYMENT OF FEES

1. The full fee due in connection with this communication is \$810.00 provided as follows:
- [x] The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No.: 23-0085.
A duplicate copy of this authorization is enclosed.
- [x] A check in the amount of \$810.00
- [] Charge any fees required or credit any overpayments associated with this filing to Deposit Account No.: 23-0085.

This application is filed pursuant to 37 C.F.R. § 1.53 in the name of the above-identified Inventor(s).

Please direct all correspondence concerning the above-identified application to the following address:

WAGNER, MURABITO & HAO
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060

Respectfully submitted,

Date:

July 1, 1997

By:



James P. Hao
Reg. No. 36,398

04934 U.S. PTO
07/01/97

770-101 A

Attorney Docket No.: SNSY-A1996-050

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
Patent Application

I hereby certify that this transmittal of the below described documents is being deposited with the United States Postal Service in an envelope bearing Express Mail Postage and an Express Mail label, with the below serial number, addressed to the Commissioner of Patents and Trademarks, Washington, D.C., 20231, on the below date of deposit.			
Express Mail Label No.:	EI617143234US	Name of Person Making the Deposit:	TONY CHOU
Date of Deposit:	7/1/97	Signature of the Person Making the Deposit:	<i>Tony Chou</i>

Inventor(s): Narendra V. Shenoy and Lukas Van Ginneken

Title: A METHOD FOR THE PHYSICAL PLACEMENT OF AN INTEGRATED CIRCUIT ADAPTIVE TO NETLIST CHANGES

The Commissioner of Patents and Trademarks
Washington, D.C. 20231
Sir:

Transmittal of a Patent Application
(Under 37 CFR §1.53)

Transmitted herewith is the above identified patent application, including:

- ☒ Specification, claims and abstract, totaling 20 pages.
- ☐ Formal drawings, totaling pages.
- ☒ Informal drawings, totaling 4 pages.
- ☒ Declaration and Power of Attorney.
- ☐ Information Disclosure statement.
- ☐ Form 1449
- ☒ Assignment(s)
- ☒ Assignment Recordation Form (duplicate)

☐ Other: _____

FEES DUE

The fees due for filing the specification pursuant to 37 C.F.R. § 1.16 and for recording of the Assignment, if any, are determined as follows:

CLAIMS					
	NO. OF CLAIMS		EXTRA CLAIMS	RATE	FEES
Basic Application Fee					\$770.00
Total Claims	17	Minus 20=	0	X \$22 =	0
Independent Claims	3	Minus 3=	0	X \$80 =	0
If multiple dependent claims are presented, add \$260.00					0
Add Assignment Recording Fee of \$40.00 If Assignment document is enclosed					\$40.00
TOTAL APPLICATION FEE DUE					\$810.00

PAYMENT OF FEES

1. The full fee due in connection with this communication is \$810.00
provided as follows:
- [x] The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No.: 23-0085.
A duplicate copy of this authorization is enclosed.
- [x] A check in the amount of \$810.00
- [] Charge any fees required or credit any overpayments associated with this filing to Deposit Account No.: 23-0085.

This application is filed pursuant to 37 C.F.R. § 1.53 in the name of the above-identified Inventor(s).

Please direct all correspondence concerning the above-identified application to the following address:

WAGNER, MURABITO & HAO
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060

Respectfully submitted,

Date:

July 1, 1997

By:



James P. Hao
Reg. No. 36,398

SNSY-1996-050

Patent

UNITED STATES PATENT APPLICATION

for

**A METHOD FOR THE PHYSICAL PLACEMENT OF AN INTEGRATED
CIRCUIT ADAPTIVE TO NETLIST CHANGES**

Inventors:

Narendra V. Shenoy

Lukas Van Ginneken

prepared by:

WAGNER, MURABITO & HAO
Two North Market Street
Third Floor
San Jose, CA 95113
(408) 938-9060

CONFIDENTIAL

A METHOD FOR THE PHYSICAL PLACEMENT OF AN INTEGRATED CIRCUIT ADAPTIVE TO NETLIST CHANGES

FIELD OF THE INVENTION

5

The present invention relates to a method for the physical placement of an integrated circuit chip that is adaptive to changes made to a netlist.

BACKGROUND OF THE INVENTION

10

A highly specialized field, commonly referred to as "electronic design automation" (EDA), has evolved to handle the demanding and complicated task of designing semiconductor chips. In EDA, computers are extensively used to automate the design process. Computers are ideally suited to performing tasks associated with the design process because computers can be programmed to reduce or decompose large, complicated circuits into a multitude of much simpler functions. Thereupon, the computers can be programmed to iteratively solve these much simpler functions. Indeed, it has now come to the point where the design process has become so overwhelming that the next generation of integrated circuit (IC) chips cannot be designed without the help of computer-aided design (CAD) systems.

Typically, the design process begins with an engineer conceiving and defining the performance specification of the new IC chip. A high level language is used to translate this specification into functional criteria which are fed into a

CONFIDENTIAL

logic synthesis program. Based thereon, the synthesis program generates a netlist containing a collection of gates in terms of a particular semiconductor technology (e.g., very large scale integration – VLSI). This netlist can be regarded as a template for the realization of the physical embodiment of the

5 integrated circuit in terms of transistors, routing resources, etc. Next, a physical design tool is used to place and route the IC chip. It determines the physical pinouts, wiring, interconnections and specific layout of the semiconductor chip. Once the physical layout is complete, the IC chip can be fabricated.

10 In the past, when semiconductor chips were simpler and less complex, the design process was relatively straightforward. However, advances in semiconductor technology have led the way towards more versatile, powerful, and faster integrated circuit (IC) chips. The trend is towards even larger, more complex and sophisticated IC chips in an effort to meet and improve upon the

15 demands imposed by state-of-the-art performance. Today, a single IC chip can contain upwards of millions of transistors. As the complexity, functionalities, speed, and size of these chips increase, it is becoming a much more critical and difficult task to properly design, layout, and test the next generation of chips.

20 Often, several iterations of the design, layout, and testing process are required in order to optimize the semiconductor chip's size, cost, heat output, speed, power consumption, and electrical functionalities. However, one problem is attributable to the fact that each of these stages is highly dependent on the results of the other stages. A minor alteration in one stage intended to enhance

25 one characteristic may cause unforeseen problems to occur in other stages. For

example, changing a cell in the synthesis stage might drastically alter the current place and route. It is this high degree of interdependence which makes it extremely difficult to predict and account for the consequences associated any changes. Indeed, the overall design might sometimes be worse in a successive
5 iteration. Furthermore, the iterative process is time-consuming and requires a powerful computer to perform the processing. In addition, the iterative process is labor intensive and requires the dedication of a highly skilled, experienced EDA specialist.

10 Thus, there is a need for some scheme which cuts the cost and time associated with the semiconductor chip design process, while at the same time, allows a designer to optimize the chip's performance. The present invention provides one such a solution whereby the synthesis and rough placement functions are combined into an integrated framework. With the present
15 invention, the placement adapts to changes made to the netlist (e.g., creation, addition, modification, and deletion of nets and/or cells).

SUMMARY OF THE INVENTION

The present invention pertains to a computer controlled method for the rough placement of cells in the design of integrated circuits. Initially, a synthesis tool is used to generate a netlist according to HDL, user constraint, and technology data. Thereupon, a cell separation process assigns (x,y) locations to each of the cells. The cell location information is supplied to the synthesis tool, which can then make changes to the netlist thereto. In the present invention, the size of the placement area is allowed to be scaled according to the new netlist.

Next, the cells of the netlist are spaced apart according to a spacing algorithm. A partitioning algorithm is then applied to group the cells into a plurality of partitions. A number of iterations of cell separation, synthesis of new netlist, size adjustment (if necessary), spacing, and partitioning are performed until the cells converge. Thereupon, detailed placement and routing processes are used to complete the layout.

CONFIDENTIAL

BRIEF DESCRIPTION OF THE DRAWINGS

The operation of this invention can be best visualized by reference to the drawings.

5

Figure 1 is a flowchart describing the steps for performing the rough placement process whereby changes to the netlist are taken into account.

Figure 2 shows a diagram illustrating an exemplary rough placement process whereby the netlist is allowed to change.

10

Figure 3 is a detailed flow diagram describing the inputs, outputs and functions associated with each of the steps of the currently preferred embodiment of the present invention.

15

Figure 4 illustrates a general purpose computer system upon which the present invention can be used to implement procedures, processes, logic blocks, etc., as described herein.

DETAILED DESCRIPTION

A method for the physical placement of an IC chip which is adaptive to changes in the netlist is described. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be obvious, however, to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form in order to avoid obscuring the present invention.

Figure 1 is a flowchart describing the steps for performing the rough placement process whereby changes to the netlist are taken into account. Initially, a synthesis tool is used to generate a mapped netlist, step 101. For each gate in a "mapped" netlist, there exists a corresponding gate defined in the synthesis library. It should be noted that there exist many different types of synthesis tools which can be used to perform step 101. For instance, any of the synthesis tools commercially available from Synopsys, Cadence, and other EDA software manufacturers, can be used to generate the mapped netlist. (See S. Devadas et al., "Logic Synthesis," McGraw Hill Series on Computer Engineering, 1994; R. Brayton et al., "MIS: A Multiple-Level Logic Optimization System," IEEE Transactions on Computer Aided Design of Integrated Circuits, pp. 1062-1081, 1987). Based on this mapped netlist, a rough placement process is initiated in step 102. Although the present invention can be applied to any one of several phases associated with the physical route and placement of an IC design (e.g., rough placer, detailed placer, global router, and detailed router), the currently

CONFIDENTIAL

preferred embodiment is to implement the present invention in the rough placement process.

The next five steps 103-107 are performed during the rough placement process. In step 103, cell separation is executed. The cell separation process takes each cell in the netlist and assigns a pair of (x,y) coordinates. These coordinates are used to specify the location of each cell relative to a two-dimensional boundary area in which the circuit is to be placed. Next, changes to the netlist are allowed to occur, step 104. For example, current cells can be modified (e.g., gates can be sized up or down; inverters can be added or deleted; new buffers can be added or deleted, etc.), new cells can be added, old cells can be deleted, current nets can be modified, new nets can be added, and old nets can be deleted. In the present invention, these changes are primarily instigated in response to how the cells are placed. With submicron technology, it is rather difficult to accurately perform the initial synthesis because it is not known where the cells will ultimately be placed. Hence, a best estimate guess is used to perform the synthesis. Now, after cell separation is performed, the netlist is tweaked to optimize the design. For example, buffers may be added to increase the speed of a critical path. Inserting these buffers may cause the area to increase. In the past, the area in which the IC is to be placed was typically held constant. In contrast, the present invention allows the area to change in size (i.e., either grow or shrink). Should the area grow to exceed a pre-defined allocation, the present invention will automatically generate a message to indicate this condition to the user. The next step 105 involves changing the spacings. The spacings of the circuit placement is allowed to change in response to certain design criteria, such

as minimization of cell density, thermal dissipation, power consumption, noise and crosstalk susceptibility, clock routes, critical paths, etc. Furthermore, the spacings can change if the routing area had changed. Thereupon, in step 106, the partitions are defined. Partitioning refers to the process of subdividing the cells in order to better "spread" them apart. A cell (e.g., in the shape of a rectangle) is broken into two roughly equal sizes by drawing either a horizontal or vertical line through the approximate midpoint. In step 107, a determination is made as to whether the current placement has successfully converged. Convergence is achieved when each of the partitions reaches a pre-determined size. For example, the user can set the convergence point to occur whenever each of the partitions is comprised of less than twenty gates. If convergence has not been reached, steps 103-106 are repeated. Otherwise, once convergence has been achieved, the detailed placement and route process is performed to complete the physical layout, step 108.

Figure 2 shows a diagram illustrating an exemplary rough placement process whereby the netlist is allowed to change. Initially, at the first iteration, the total placement area is defined boundary 201 and consists of a single partition. Partition 201 is located according to its center point 202, which has a given (x,y) coordinate. In this example, two cells 202 and 203 are shown. Cell 202 can represent an AND gate while cell 203 can represent an XOR gate. A line 205 connects cell 202 to 203. For instance, the output from the XOR gate can be fed as an input to the AND gate. Next, the single partition 201 is divided into two partitions by drawing a vertical cutline 206 through the midpoint 202. A second iteration is then performed with respect to these two new partitions 210

and 211. Due to the partitioning, the synthesis process may choose to move the location of cells 203 and 204. Moreover, the size of the gates corresponding to cells 203 and 204 may be modified. For example, if the cells 203 and 204 were moved further apart, cell 203 may have its strength increased in order to properly drive the input to cell 204 (e.g., XOR gate with strength 1 changed to XOR gate with strength 2). If the line 205 becomes too long, a buffer 209 may be inserted to reduce the delay. Inserting a buffer 209 may allow the size of cell 203 to be scaled down.

After M iterations, the number of cells and nets might become quite complex. A representation of just a few cells is shown as 212. It can be seen that the area can become saturated rather quickly. Efficient partitioning can compensate for the increase in cell density. However, there might come a point where there is not enough room to add an additional cell. The present invention overcomes this limitation whereby, the total area is allowed to expand in order to accommodate additional nets and/or cells. An example of an expanded area is shown as 213. Expanding the total area affects the partitioning. For example, the location of vertical cutline 214 corresponding to the original area size is now moved to location 215 in order to account for the increase in size as the width of the original boundary 216 is increased by shifting the right boundary to location 217. A change in the partitioning might lead to different placements. For example, prior to enlarging the area, cell 218 belonged to the rightmost partition. After the enlargement, cell 218 now belongs to the leftmost partition. The synthesis tool is then supplied with this additional location information. Based on this new information, the synthesis tool can now generate an improved

netlist. This new netlist contains the logic description of a circuit to which cells must be electrically connected, but has no geometry. The cells are partitioned first into two groups, then into four, then into eight, and so on, until there are only a few cells in each group. The first step of partitioning divides the n cells into two sets of $n/2$ cells. The number of cells in each side is approximately the same. The area of each half is proportional to the area of the cells included in it. The next step of partitioning is to divide each of these groups in two, this time on the other axis. This process continues until there are only a few cells in each group (e.g., twenty or less). For example, area 219 has been subdivided into twelve separate partitions 220-231. If each of these partitions 220-231 is small enough to meet a particular criteria set by the user, convergence is declared. For each partition, a group of cells and nets are defined. A detailed placement process is then initiated to actually physically place the gates and wires within each of the partitions 220-231. Thereupon a routing process is performed.

Figure 3 is a detailed flow diagram describing the inputs, outputs and functions associated with each of the steps of the currently preferred embodiment of the present invention. The inputs and outputs are shown in ovals, whereas the process steps are shown in blocks. Initially, the synthesis tool of step 304 accepts as inputs hardware design language (HDL) 301, user constraints 302, and technology data 303. The HDL language format 301 includes special constructs and verification protocols used to develop, analyze, and document a hardware design. The user constraints 302 are constraints specified by the user relating to the chip's performance characteristics (e.g., timing, clock, frequency, power level, skew, delay, etc.). The technology data 303 pertains to

the chip's physical attributes, such as a particular architecture (e.g., very large scale integration--VLSI), semiconductor process (e.g., 0.25 micron), specific gate shapes and dimensions which are stored in a library, etc. All of these inputs 301-303 are shaped and selected by the user to customize the chip design. A

5 synthesis tool is then applied in step 304 to refine and generate a mapped netlist 305.

The mapped netlist is input to a cell separator. Cell separation is then performed in step 306 to assign (x,y) coordinates for each cell in the mapped
10 netlist 305. As described above, the task of cell separation is to calculate the positions of the cells. Since the quality of the placement determines the minimal achievable area and wiring length of a circuit, placement has a large impact on production yield and circuit performance. Cell separation tools handle the problem of assigning locations to cells (e.g., objects or elements) so as to
15 minimize some overall cost function. In this area, the cost function is related to the wiring distance between cells. Cells must be assigned locations so that they do not overlap each other, they all fit within some overall bounding figure, and the total wiring cost is minimized. The output from cell separation process 306 is a number of cells, each of which has an assigned (x,y) position 307 denoting the
20 approximate centerpoint of the cell. A subroutine call is made back to the synthesis program with the new cell location information 307. Based on this new cell information, the synthesis program then generates a new netlist 309. The (x,y) location of the cells 307 and the new netlist 309 are input to a spacing tool. The spacing step 310 changes the partition walls in order to improve the spacings
25 between the cells. The updated partition wall locations 311 are generated by

spacing step 310. Next, the updated partition walls 311 and the new netlist 309 are used to formulate new partitions in step 312. There are a number of different partitioning approaches that can be implemented with the present invention.

One such method is disclosed in the article by Ren-Song Tsay, Ernest S. Kuh, and
5 Chi-Ping Hsu, *PROUD: A Fast Sea-Of-Gates Placement Algorithm*, published in the
25th ACM/IEEE Design Automation Conference (1988), paper 22.3. This
approach takes advantage of inherent sparsity in the connectivity specification
for an integrated circuit design and solves repeatedly sparse linear equations by
the SOR (successive over-relation) method in a top-down hierarchy. Another
10 approach is disclosed in a paper by Alfred E. Dunlop and Brian W. Kernighan, *A
Procedure for Placement of Standard-Cell VLSI Circuits*, published in the IEEE
Transactions on Computer-Aided Design, Vol. CAD-4, No. 1, Jan. 1985. This
approach is based on graph partitioning to identify groups of modules that ought
to be close to each other, and uses a technique for properly accounting for
15 external connections at each level of partitioning. Other approaches to the
partitioning process include min-cut, force-directed, simulated annealing, and
spectral approaches.

The resulting new partitions 313 are then examined in step 314 to
20 determine whether convergence has been achieved. If convergence has not been
achieved, steps 306-313 are repeated. It should be noted that in some cases,
convergence is not possible. If convergence is not reached after some number of
iterations, an error message is generated. Once convergence is attained, the
rough placement process is complete. The user constraints 302, technology data
25 303, most recent netlist 309, and cell partition 313 information are input to the

CONFIDENTIAL

detailed placement process 315. Finally, a rough and detailed routing step 316 is executed.

Referring to Figure 4, an exemplary computer system 412 upon which the present invention may be practiced is shown. The rough placement procedures responsive to netlist changes are operable within computer system 412. When configured with the rough placement procedures of the present invention, system 412 becomes a computer aided design (CAD) tool 412, for integrated circuit placement. Rough placement procedures described in Figures 1 and 3 are implemented within system 412.

In general, computer systems 412 used by the preferred embodiment of the present invention comprise a bus 400 for communicating information, a central processor 401 coupled with the bus for processing information and instructions, a computer readable volatile memory 402 (e.g., random access memory) coupled with the bus 400 for storing information and instructions for the central processor 401. A computer readable read only memory 403 is also coupled with the bus 400 for storing static information and instructions for the processor 401. A data storage device 404 such as a magnetic or optical disk and disk drive coupled with the bus 400 is used for storing information and instructions. A display device 405 coupled to the bus 400 is used for displaying information to the computer user. And an alphanumeric input device 406 including alphanumeric and function keys is coupled to the bus 400 for communicating information and command selections to the central processor 401. A cursor control device 407 is coupled to the bus for communicating user

CONFIDENTIAL

input information and command selections to the central processor 101, and a signal generating device 408 is coupled to the bus 400 for communicating command selections to the processor 401.

5 The display device 405 of Figure 4 utilized with the computer system 412 of the present invention may be a liquid crystal device, cathode ray tube, or other display device suitable for creating graphic images and alphanumeric characters recognizable to the user. The cursor control device 407 allows the computer user to dynamically signal the two dimensional movement of a visible symbol
10 (pointer) on a display screen of the display device 405.

 The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms
15 disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use
20 contemplated. It is intended that the scope of the invention be defined by the Claims appended hereto and their equivalents.

CLAIMS

What is claimed is:

1. In the design of integrated circuits, a computer controlled method for placing cells, comprised of the computer implemented steps of:
 - a) generating a netlist through a synthesis process;
 - b) executing a cell separation process according to the netlist;
 - c) changing the netlist;
 - d) modifying spacings of the cells responsive to changes made to the netlist;
 - e) partitioning the cells into a plurality of partitions;
 - f) determining whether the partitions have converged, wherein steps b-e are repeated if convergence is not yet achieved.
2. The method of Claim 1 further comprising the step of changing a size of a placement area in response to changes made to the netlist.
3. The method of Claim 1, further comprising the step of inputting HDL, user constraints, and technology data into the synthesis process for generating the mapped netlist.
4. The method of Claim 1, wherein the netlist is comprised of a mapped netlist.

5. The method of Claim 1, wherein the cell separation process assigns an (x,y) location to each of the cells of the netlist.
6. The method of Claim 1, wherein the netlist is changed based on cell location information.
7. The method of Claim 6, wherein a change to the netlist includes sizing a gate up or down.
8. The method of Claim 6, wherein a change to the netlist includes adding or deleting one or more gates.
9. The method of Claim 1, wherein convergence is achieved when each partition has a number of cells less than a pre-determined value.
10. A computer system including a processor coupled to a bus and a memory coupled to the bus, the system programmed to include a rough placement logic for placing cells of an integrated circuit design represented as a netlist having cells and connections between the cells, the rough placement logic comprising:
 - a cell separator for assigning locations to each of the cells of the netlist;
 - a synthesis tool for changing the netlist in response to cell location information, wherein a placement area is allowed to be scaled in response to changes made to the netlist;

a spacer for changing partition sizes, wherein the changes result in corresponding changes to the cells;

a partitioner for partitioning the cells into a plurality of separate partitions;

a comparator for determining whether the partitions have converged.

11. The computer system of Claim 10, wherein the netlist is comprised of a mapped netlist.

12. The computer system of Claim 10, wherein a change to the netlist includes sizing a gate up or down.

13. The computer system of Claim 10, wherein a change to the netlist includes adding or deleting one or more gates.

14. The computer system of Claim 10, wherein convergence is achieved when each partition has a number of cells less than a pre-determined value.

15. A computer-readable medium having stored thereon instructions for causing a computer to implement a placement process comprising the steps of:

- a) generating a netlist through a synthesis process;
- b) executing a cell separation process according to the netlist;
- c) changing the netlist in response to cell location information;

d) altering a size of a placement area in response to a change made to the netlist;

e) spacing the cells apart according to a spacer process;

f) partitioning the cells into a plurality of partitions;

g) determining whether the partitions have converged, wherein steps b-f are repeated if convergence is not yet achieved.

16. The computer-readable medium of Claim 15, further comprising the step of inputting HDL, user constraints, and technology data into the synthesis process for generating the mapped netlist.

17. The computer-readable medium of Claim 15, wherein the netlist is comprised of a mapped netlist.

0886625-07047

ABSTRACT OF THE DISCLOSURE

In the design of integrated circuits, a computer controlled method for the rough placement of cells. Initially, a synthesis tool is used to generate a netlist according to HDL, user constraint, and technology data. Thereupon, a cell separation process assigns (x,y) locations to each of the cells. The cell location information is supplied to the synthesis tool, which can then make changes to the netlist thereto. In the present invention, the size of the placement area is allowed to be scaled according to the new netlist. Next, the cells are spaced apart according to a spacing algorithm. A partitioning algorithm is then applied to group the cells into a plurality of partitions. A number of iterations of cell separation, synthesis of new netlist, size adjustment (if necessary), spacing, and partitioning are performed until the cells converge. Thereupon, detailed placement and routing processes are used to complete the layout.

CONFIDENTIAL








Figure 1



257040 52992200



219

<u>220</u>		<u>221</u>		<u>222</u>	<u>223</u>	
<u>225</u>		<u>226</u>	<u>227</u>	<u>228</u>	<u>229</u>	<u>230</u>
<u>231</u>		<u>232</u>		<u>233</u>	<u>234</u>	<u>235</u>

Figure 2



467020" 5293880




Figure 3

4570-070-0000




FIG. 4

Declaration and Power of Attorney for a Patent Application

Declaration

As below named inventor, I hereby declare that my residence post office address, and citizenship are as stated below my name. Further, I hereby declare that I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

A METHOD FOR THE PHYSICAL PLACEMENT OF AN INTEGRATED CIRCUIT ADAPTIVE TO
NETLIST CHANGES

the specification of which:

X is attached hereto, or
_____ was filed on _____ as application serial no. _____ : and
_____ was amended on _____

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; and

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

Foreign Priority Claim

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Number	Country	Date Filed	Priority Claimed
_____	_____	_____	_____ yes _____ no
_____	_____	_____	_____ yes _____ no

U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Serial Number	Filing Date	Status (patented/pending/abandoned)
_____	_____	_____
_____	_____	_____

Power of Attorney

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent Trademark Office connected therewith.

<u>James P. Hao</u>	Registration No.: <u>36,398</u>
<u>Anthony C. Murabito</u>	Registration No.: <u>35,295</u>
<u>John P. Wagner</u>	Registration No.: <u>35,398</u>
<u>Frank D. Nguyen</u>	Registration No.: <u>39,790</u>
<u>Raymis H. Kim</u>	Registration No.: <u>39,462</u>


Send Correspondence to:

WAGNER, MURABITO & HAO
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060


Signatures

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor: Narendra V. Shenoy

Inventor's Signature  Date 7/1/97
Residence Sunnyvale, California Citizenship India
(City State)
P.O. Address 395 Ano Nuevo Avenue, Apt. 514, Sunnyvale, CA 94086

Full Name of Second/Joint Inventor: Lukas Van Ginneken

Inventor's Signature  Date 7/1/97
Residence San Jose, California Citizenship Netherlands
(City State)
P.O. Address 4792 Country Lane, San Jose, CA 95129

Full Name of Third/Joint Inventor: _____

Inventor's Signature _____ Date _____
Residence _____ Citizenship _____
(City State)
P.O. Address _____

Full Name of Fourth/Joint Inventor: _____

Inventor's Signature _____ Date _____
Residence _____ Citizenship _____
(City State)
P.O. Address _____

036663.0797

Full Name of Fifth/Joint Inventor: _____

Inventor's Signature _____ Date _____

Residence _____ Citizenship _____
(City State)

P.O. Address _____

08866251070197